

## MINIMIZING POWER DISSIPATION THROUGH TRANSITION ACTIVITY

Ajay Shrivastava, Abinash Kumar

PG Scholar, EED, Dr. APJ Abdul Kalam University Indore, M.P., India

Assistant Professor, EED, Dr. APJ Abdul Kalam University Indore, M.P., India

### ABSTRACT

The wide spread of handy electronic devices and the advances in VLSI technology have enabled the implementation of complex digital circuits in a single chip. Digital circuits consist of several interconnected logic gates which together perform logical operations with many input signals. In recent years, in deep submicron and low-power VLSI design, power dissipation, and area have become critical parameters.

The main cause of power dissipation is due to the charging and discharging of internal node capacitance during transition activity. Power dissipation is the most critical parameter in handheld and mobile devices. It is classified into two types namely static or leakage power dissipation and active or dynamic power dissipation. Static power dissipation is caused by leakage current and other static components. Dynamic power dissipation is caused by the charging and discharging of inter-node capacitance.

In a typical chip 10% of power is consumed by static power dissipation and 90% of power is consumed by dynamic power dissipation. As static power dissipation is in nanowatts, only dynamic power dissipation is considered here. The research analyzes an efficient method to transmit huge data through interconnect with reduced transition activity, area, and power dissipation.

### INTRODUCTION

The most important aspect of Moore's Law is that it has become a universal predictor for the growth of the entire semiconductor industry. From Moore's law, it is understood that the performance of an IC doubles every 18 months. This will increase the number of transistors used and hence increase the area and power

consumption of the circuit. In general small areas and high performances are two conflicting constraints. The IC designer's activities have been involved in trading of these constraints as shown in Figure 1.1.

Recently power dissipation is becoming an important constraint in the design process. That Low power design is becoming a new era in VLSI technology, as it impacts many applications. With the increase in speed, mobility, and miniaturization of electronic devices, the power consumption of these devices has become a major design factor. Especially for mobile devices the power consumption determines the battery lifetime. Therefore the designers, consumers, as well as environmental considerations demand a reduction of power dissipation in digital circuits. Digital circuits consist of several interconnected logic gates which together perform a function on one or more input signals. Every time an input signal changes it propagates via the gates causing a signal transition in every place where the signals propagate. This causes current to charge or discharge the capacitive load of CMOS gates which results in power dissipation

## **OBJECTIVE OF THEWORK**

In this chapter, an overview of data compression, data coding and Hamming distance estimation techniques are discussed. Various lossless data compression techniques like run-length encoding, Huffman coding, arithmetic coding, and dictionary-based compression principles are analyzed. Apart from all existing techniques, a novel technique named a simple byte compression algorithm for text data is developed for lossless compression. To encode the data several encoding techniques like Bus invert coding, Shift invert method, A2BC, Beach solution, gray coding, universal rotate, MDSMBC, and NBCMEI coding techniques are analyzed and a novel coding method called multi coding technique is used to encode the entire data. During data transmission, Hamming distance estimator is used to estimate the transition activity. Several full adders like logic full adder, CSL, SDSL, DDCVSL, DRDL, DPL, and SDCVSL are used to implement the Hamming distance estimator to do the arithmetic functions. Among the full adders mentioned above pass transistor logic (CPL) is used to implement the Hamming distance estimator as it takes less area and low power than other methods.

**Result:-**

For effective data transmission and low power consumption, it is necessary to know the number of transitions that occur in each coding method. Hamming distance estimator is used to estimate transition activity. Logic fulladder used in the Hamming distance estimator to perform arithmetic functions occupies more area and power consumption. It produces a power dissipation of 33.25mW, delay of 23.755ns and area occupied  $159 \mu\text{m}^2$ .

Complementary pass transistor logic (CPL) fulladder was implemented in the Hamming distance estimator, and the results were analyzed and compared with existing CMOS logic fulladders, in terms of power dissipation, delay, area, and transistor count. CPL logic fulladder occupies less area  $110 \mu\text{m}^2$ , a delay of 13.04ns and power dissipation of 28.972mW.

**REFERENCES**

1. Abdellatif Bellaouat & Mohamed I Elmasry 1996, 'Low Power Digital VLSI Design Circuits and Systems', Kluwer Academic Publishers.
2. Abhijeet Dhanotiya & Vishal Sharma 2014, 'Power reduction in digital VLSI circuits', International Journal of Research in IT, Management and Engineering, vol.4, issue.6, pp.13-23.
3. Abdul Kalam Azad, MD, Rezwana Sharmeen Shabbir Ahmad & Kamruzzaman, SM 2005, 'An Efficient technique for text compression', International conference on information management and business, pp.467-473.
4. Akl, CJ & Bayoumi, MA 2007, 'Transition skew coding A power and area efficient encoding technique for global on-chip interconnects', IEEE Design Automation Conference, pp.696-701.
5. Akl, CJ & Bayoumi, MA 2008, 'Transition skew coding for global on-chip interconnects', in IEEE Transaction on VLSI systems, vol.16, no. 8, pp.1091-1096.
6. Alish Preethi, A & Anjali Ramakrishnan 2015, 'A Survey on Data Compression Techniques in Wireless Sensor Network', SSRG Internat

ional Journal of Electronics and communication engineering,vol. 2,issue3,pp.64-67.

7. Amit Singh Gaur & Jyoti Budakoti 2014, 'Energy Efficient AdvancedLowPowerCMOS DesigntoreducepowerconsumptioninDeepSubmicronTechnologiesinC MOSCircuitforVLSIDesign',InternationalJournalofAdvancedResearchinComputerandCommunication Engineering, vol. 3,Issue6, pp. 7000-7008.
8. Aravind Kumar & Anil Kumar Goyal 2012, 'Study of various FullAdders using Tanner EDA Tool', International Journal of ComputerScienceAndTechnology,vol.3,pp.581-584.
9. Arti Joshi, RishikaSethi&PurushottamKumawat 2014, 'Review ofElectromagnetic failure, optimization techniques and stress predictioninInterconnect',IOSRJournalofVLSIandSignalProcessing(IO SR-JVSP)vol.4,Issue2, pp.23-28.

10. Basant Kumar Mohanty & Sujit Kumar Patel 2014, 'Area delay power efficient carry select adder', IEEE Transactions on Circuits and Systems, vol. 61, no. 6, pp. 418-422.
11. Brahmabhatt, AR, Zhang, J, Wu, Q & Qiu, Q 2006, 'Adaptive low power bus encoding based on weighted code mapping', in Proceedings of IEEE international symposium on Circuits and Systems.
12. Brahmabhatt, AR, Zhang, J, Wu, Q & Qiu, Q 2006, 'Low power bus encoding using an adaptive hybrid algorithm', in Proceedings of the 43<sup>rd</sup> Annual Conference on Design Automation, pp. 987-990.
13. Chandrakasan, AP, Sheng, S & Brodersen, RW 1999, 'Low Power CMOS Digital Design', IEEE Journal of Solid-state Circuits, vol. 27, no. 4, pp. 473-484.
14. Channegowda, C & Aswatha, AR 2013, 'Low power 1-bit full adder cell using modified pass transistor logic', International Journal of Computer Science and Information Technologies, vol. 4, no. 3, pp. 489-491.